/**
  **************************************************************************
  * @file     at32f403a_407_xmc.h
  * @version  v2.0.4
  * @date     2021-11-26
  * @brief    at32f403a_407 xmc header file
  **************************************************************************
  *                       Copyright notice & Disclaimer
  *
  * The software Board Support Package (BSP) that is made available to 
  * download from Artery official website is the copyrighted work of Artery. 
  * Artery authorizes customers to use, copy, and distribute the BSP 
  * software and its related documentation for the purpose of design and 
  * development in conjunction with Artery microcontrollers. Use of the 
  * software is governed by this copyright notice and the following disclaimer.
  *
  * THIS SOFTWARE IS PROVIDED ON "AS IS" BASIS WITHOUT WARRANTIES,
  * GUARANTEES OR REPRESENTATIONS OF ANY KIND. ARTERY EXPRESSLY DISCLAIMS,
  * TO THE FULLEST EXTENT PERMITTED BY LAW, ALL EXPRESS, IMPLIED OR
  * STATUTORY OR OTHER WARRANTIES, GUARANTEES OR REPRESENTATIONS,
  * INCLUDING BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY,
  * FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT.
  *
  **************************************************************************
  */

/* Define to prevent recursive inclusion -------------------------------------*/
#ifndef __AT32F403A_407_XMC_H
#define __AT32F403A_407_XMC_H

#ifdef __cplusplus
extern "C" {
#endif
 
 
/* Includes ------------------------------------------------------------------*/
#include "at32f403a_407.h"

/** @addtogroup AT32F403A_407_periph_driver
  * @{
  */

/** @addtogroup XMC
  * @{
  */

/** @defgroup XMC_exported_types 
  * @{
  */

/**
  * @brief xmc data address bus multiplexing type
  */
typedef enum
{
  XMC_DATA_ADDR_MUX_DISABLE              = 0x00000000, /*!< xmc address/data multiplexing disable */
  XMC_DATA_ADDR_MUX_ENABLE               = 0x00000002  /*!< xmc address/data multiplexing enable */
} xmc_data_addr_mux_type; 

/**
  * @brief xmc burst access mode type
  */
typedef enum
{
  XMC_BURST_MODE_DISABLE                 = 0x00000000, /*!< xmc burst mode disable */
  XMC_BURST_MODE_ENABLE                  = 0x00000100  /*!< xmc burst mode enable */
} xmc_burst_access_mode_type; 

/**
  * @brief xmc asynchronous wait type
  */
typedef enum
{
  XMC_ASYN_WAIT_DISABLE                  = 0x00000000, /*!< xmc wait signal during asynchronous transfers disbale */
  XMC_ASYN_WAIT_ENABLE                   = 0x00008000  /*!< xmc wait signal during asynchronous transfers enable */
} xmc_asyn_wait_type; 

/**
  * @brief xmc wrapped mode type
  */
typedef enum
{
  XMC_WRAPPED_MODE_DISABLE               = 0x00000000, /*!< xmc direct wrapped burst is disbale */
  XMC_WRAPPED_MODE_ENABLE                = 0x00000400  /*!< xmc direct wrapped burst is enable */
} xmc_wrap_mode_type; 

/**
  * @brief xmc write operation type
  */
typedef enum
{
  XMC_WRITE_OPERATION_DISABLE            = 0x00000000, /*!< xmc write operations is disable */
  XMC_WRITE_OPERATION_ENABLE             = 0x00001000  /*!< xmc write operations is enable */
} xmc_write_operation_type; 

/**
  * @brief xmc wait signal type
  */
typedef enum
{
  XMC_WAIT_SIGNAL_DISABLE                = 0x00000000, /*!< xmc nwait signal is disable */
  XMC_WAIT_SIGNAL_ENABLE                 = 0x00002000  /*!< xmc nwait signal is enable */
} xmc_wait_signal_type; 

/**
  * @brief xmc write burst type
  */
typedef enum
{
  XMC_WRITE_BURST_SYN_DISABLE            = 0x00000000, /*!< xmc write operations are always performed in asynchronous mode */
  XMC_WRITE_BURST_SYN_ENABLE             = 0x00080000  /*!< xmc write operations are performed in synchronous mode */
} xmc_write_burst_type; 

/**
  * @brief xmc extended mode type
  */
typedef enum
{
  XMC_WRITE_TIMING_DISABLE               = 0x00000000, /*!< xmc write timing disable */
  XMC_WRITE_TIMING_ENABLE                = 0x00004000  /*!< xmc write timing enable */
} xmc_extended_mode_type;

/**
  * @brief xmc pccard wait type
  */
typedef enum
{
  XMC_WAIT_OPERATION_DISABLE             = 0x00000000, /*!< xmc wait operation for the pc card/nand flash memory bank disable */
  XMC_WAIT_OPERATION_ENABLE              = 0x00000002  /*!< xmc wait operation for the pc card/nand flash memory bank enable */
} xmc_nand_pccard_wait_type; 

/**
  * @brief xmc ecc enable type
  */
typedef enum
{
  XMC_ECC_OPERATION_DISABLE              = 0x00000000, /*!< xmc ecc module disable */
  XMC_ECC_OPERATION_ENABLE               = 0x00000040  /*!< xmc ecc module enable */
} xmc_ecc_enable_type;

/**
  * @brief xmc nor/sram bank type
  */
typedef enum
{
  XMC_BANK1_NOR_SRAM1                    = 0x00000000, /*!< xmc nor/sram bank1 */
  XMC_BANK1_NOR_SRAM2                    = 0x00000002, /*!< xmc nor/sram bank2 */
  XMC_BANK1_NOR_SRAM3                    = 0x00000004, /*!< xmc nor/sram bank3 */
  XMC_BANK1_NOR_SRAM4                    = 0x00000006  /*!< xmc nor/sram bank4 */
} xmc_nor_sram_bank_type; 

/**
  * @brief xmc subbank1 nor/sram type
  */
typedef enum
{
  XMC_SUBBANK1_NOR_SRAM1                 = 0x00000000, /*!< xmc nor/sram subbank1 */
  XMC_SUBBANK1_NOR_SRAM2                 = 0x00000001, /*!< xmc nor/sram subbank2 */
  XMC_SUBBANK1_NOR_SRAM3                 = 0x00000002, /*!< xmc nor/sram subbank3 */
  XMC_SUBBANK1_NOR_SRAM4                 = 0x00000003  /*!< xmc nor/sram subbank4 */
} xmc_subbank1_nor_sram_type; 

/**
  * @brief xmc nand bank type
  */
typedef enum
{
  XMC_BANK2_NAND                         = 0x00000010, /*!< xmc nand flash bank2 */
  XMC_BANK3_NAND                         = 0x00000100, /*!< xmc nand flash bank3 */
  XMC_BANK4_PCCARD                       = 0x00001000  /*!< xmc pc card bank4 */
} xmc_nand_bank_type; 

/**
  * @brief xmc memory type
  */
typedef enum
{ 
  XMC_DEVICE_SRAM                        = 0x00000000, /*!< xmc device choice sram */
  XMC_DEVICE_PSRAM                       = 0x00000004, /*!< xmc device choice psram */
  XMC_DEVICE_NOR                         = 0x00000008  /*!< xmc device choice nor flash */
} xmc_memory_type; 

/**
  * @brief xmc data width type
  */
typedef enum
{ 
  XMC_BUSTYPE_8_BITS                     = 0x00000000, /*!< xmc databuss width 8bits */
  XMC_BUSTYPE_16_BITS                    = 0x00000010  /*!< xmc databuss width 16bits */ 
} xmc_data_width_type; 

/**
  * @brief xmc wait signal polarity type
  */
typedef enum
{ 
  XMC_WAIT_SIGNAL_LEVEL_LOW              = 0x00000000, /*!< xmc nwait active low */
  XMC_WAIT_SIGNAL_LEVEL_HIGH             = 0x00000200  /*!< xmc nwait active high */
} xmc_wait_signal_polarity_type; 

/**
  * @brief xmc wait timing type
  */
typedef enum
{ 
  XMC_WAIT_SIGNAL_SYN_BEFORE             = 0x00000000, /*!< xmc nwait signal is active one data cycle before wait state */
  XMC_WAIT_SIGNAL_SYN_DURING             = 0x00000800  /*!< xmc nwait signal is active during wait state */ 
} xmc_wait_timing_type; 

/**
  * @brief xmc access mode type
  */
typedef enum
{ 
  XMC_ACCESS_MODE_A                      = 0x00000000, /*!< xmc access mode A */
  XMC_ACCESS_MODE_B                      = 0x10000000, /*!< xmc access mode B */
  XMC_ACCESS_MODE_C                      = 0x20000000, /*!< xmc access mode C */
  XMC_ACCESS_MODE_D                      = 0x30000000  /*!< xmc access mode D */
} xmc_access_mode_type; 

/**
  * @brief xmc ecc page size type
  */
typedef enum
{ 
  XMC_ECC_PAGESIZE_256_BYTES             = 0x00000000, /*!< xmc ecc page size 256 bytes */
  XMC_ECC_PAGESIZE_512_BYTES             = 0x00020000, /*!< xmc ecc page size 512 bytes */
  XMC_ECC_PAGESIZE_1024_BYTES            = 0x00040000, /*!< xmc ecc page size 1024 bytes */
  XMC_ECC_PAGESIZE_2048_BYTES            = 0x00060000, /*!< xmc ecc page size 2048 bytes */
  XMC_ECC_PAGESIZE_4096_BYTES            = 0x00080000, /*!< xmc ecc page size 4096 bytes */
  XMC_ECC_PAGESIZE_8192_BYTES            = 0x000A0000  /*!< xmc ecc page size 8192 bytes */
} xmc_ecc_pagesize_type; 

/**
  * @brief xmc interrupt sources type
  */
typedef enum
{ 
  XMC_INT_RISING_EDGE                    = 0x00000008, /*!< xmc rising edge detection interrupt enable */
  XMC_INT_LEVEL                          = 0x00000010, /*!< xmc high-level edge detection interrupt enable */
  XMC_INT_FALLING_EDGE                   = 0x00000020  /*!< xmc falling edge detection interrupt enable */
} xmc_interrupt_sources_type; 

/**
  * @brief xmc interrupt flag type
  */
typedef enum
{ 
  XMC_RISINGEDGE_FLAG                    = 0x00000001, /*!< xmc interrupt rising edge detection flag */
  XMC_LEVEL_FLAG                         = 0x00000002, /*!< xmc interrupt high-level edge detection flag */
  XMC_FALLINGEDGE_FLAG                   = 0x00000004, /*!< xmc interrupt falling edge detection flag */
  XMC_FEMPT_FLAG                         = 0x00000040  /*!< xmc fifo empty flag */
} xmc_interrupt_flag_type; 

/**
  * @brief   nor/sram banks timing parameters 
  */
typedef struct
{
  xmc_nor_sram_bank_type                 bank;                /*!< xmc nor/sram bank */
  xmc_extended_mode_type                 write_timing_enable; /*!< xmc nor/sram write timing enable */         
  uint32_t                               addr_setup_time;     /*!< xmc nor/sram address setup time */
  uint32_t                               addr_hold_time;      /*!< xmc nor/sram address hold time */          
  uint32_t                               data_setup_time;     /*!< xmc nor/sram data setup time */
  uint32_t                               bus_latency_time;    /*!< xmc nor/sram bus latency time */   
  uint32_t                               clk_psc;             /*!< xmc nor/sram clock prescale */
  uint32_t                               data_latency_time;   /*!< xmc nor/sram data latency time */
  xmc_access_mode_type                   mode;                /*!< xmc nor/sram access mode */
} xmc_norsram_timing_init_type;

/**
  * @brief  xmc nor/sram init structure definition
  */
typedef struct
{
  xmc_nor_sram_bank_type                 bank;                /*!< xmc nor/sram bank */   
  xmc_data_addr_mux_type                 data_addr_multiplex; /*!< xmc nor/sram address/data multiplexing enable */     
  xmc_memory_type                        device;              /*!< xmc nor/sram memory device */
  xmc_data_width_type                    bus_type;            /*!< xmc nor/sram data bus width */ 
  xmc_burst_access_mode_type             burst_mode_enable;   /*!< xmc nor/sram burst mode enable */
  xmc_asyn_wait_type                     asynwait_enable;     /*!< xmc nor/sram nwait in asynchronous transfer enable */
  xmc_wait_signal_polarity_type          wait_signal_lv;      /*!< xmc nor/sram nwait polarity */
  xmc_wrap_mode_type                     wrapped_mode_enable; /*!< xmc nor/sram wrapped enable */
  xmc_wait_timing_type                   wait_signal_config;  /*!< xmc nor/sram nwait timing configuration */
  xmc_write_operation_type               write_enable;        /*!< xmc nor/sram write enable */
  xmc_wait_signal_type                   wait_signal_enable;  /*!< xmc nor/sram nwait in synchronous transfer enable */
  xmc_extended_mode_type                 write_timing_enable; /*!< xmc nor/sram read-write timing different */
  xmc_write_burst_type                   write_burst_syn;     /*!< xmc nor/sram memory write mode control */
} xmc_norsram_init_type;

/**
  * @brief  nand and pccard timing parameters xmc 
  */

typedef struct
{
  xmc_nand_bank_type                     nand_bank;      /*!< xmc nand/pccard bank */
  uint32_t                               mem_setup_time; /*!< xmc nand/pccard memory setup time */
  uint32_t                               mem_waite_time; /*!< xmc nand/pccard memory wait time */
  uint32_t                               mem_hold_time;  /*!< xmc nand/pccard memory hold time */
  uint32_t                               mem_hiz_time;   /*!< xmc nand/pccard memory databus high resistance time */
} xmc_nand_pccard_timinginit_type;

/**
  * @brief  xmc nand init structure definition
  */

typedef struct
{
  xmc_nand_bank_type                     nand_bank;        /*!< xmc nand bank */
  xmc_nand_pccard_wait_type              wait_enable;      /*!< xmc wait feature enable */
  xmc_data_width_type                    bus_type;         /*!< xmc nand bus width */
  xmc_ecc_enable_type                    ecc_enable;       /*!< xmc nand ecc enable */
  xmc_ecc_pagesize_type                  ecc_pagesize;     /*!< xmc nand ecc page size */
  uint32_t                               delay_time_cycle; /*!< xmc nand cle to re delay */
  uint32_t                               delay_time_ar;    /*!< xmc nand ale to re delay */
} xmc_nand_init_type;

/**
  * @brief  xmc pccard init structure definition
  */

typedef struct
{
  xmc_nand_pccard_wait_type              enable_wait;   /*!< xmc pccard wait feature enable */
  uint32_t                               delay_time_cr; /*!< xmc pccard cle to re delay */ 
  uint32_t                               delay_time_ar; /*!< xmc pccard ale to re delay */
} xmc_pccard_init_type;

/**
  * @brief xmc controller
  */
typedef struct
{
  /**
    * @brief xmc bk1ctrl register, offset:0x00+0x08*(x-1) x= 1...4 
    */
  union
  {
    __IO uint32_t bk1ctrl[8];
    struct
    {     
      __IO uint32_t en                   : 1; /* [0] */
      __IO uint32_t admuxen              : 1; /* [1] */
      __IO uint32_t dev                  : 2; /* [3:2] */ 
      __IO uint32_t extmdbw              : 2; /* [5:4] */
      __IO uint32_t noren                : 1; /* [6] */
      __IO uint32_t reserved1            : 1; /* [7] */
      __IO uint32_t syncben              : 1; /* [8] */
      __IO uint32_t nwpol                : 1; /* [9] */  
      __IO uint32_t wrapen               : 1; /* [10] */
      __IO uint32_t nwtcfg               : 1; /* [11] */
      __IO uint32_t wen                  : 1; /* [12] */
      __IO uint32_t nwsen                : 1; /* [13] */
      __IO uint32_t rwtd                 : 1; /* [14] */   
      __IO uint32_t nwasen               : 1; /* [15] */  
      __IO uint32_t crpgs                : 3; /* [18:16] */
      __IO uint32_t mwmc                 : 1; /* [19] */      
      __IO uint32_t reserved2            : 12;/* [31:20] */
    } bk1ctrl_bit[8];
  };  
} xmc_bank1_type;

/**
  * @brief xmc bank1e
  */
typedef struct
{
  /**
    * @brief xmc bk1tmgwr register, offset:0x104+0x08*(x-1) x= 1...4 
    */
  union
  {
    __IO uint32_t bk1tmgwr[7];
    struct
    {     
      __IO uint32_t addrst               : 4; /* [3:0] */
      __IO uint32_t addrht               : 4; /* [7:4] */
      __IO uint32_t dtst                 : 8; /* [15:8] */ 
      __IO uint32_t buslat               : 4; /* [19:16] */
      __IO uint32_t clkpsc               : 4; /* [23:20] */
      __IO uint32_t dtlat                : 4; /* [27:24] */
      __IO uint32_t asyncm               : 2; /* [29:28] */    
      __IO uint32_t reserved1            : 2; /* [31:30] */
    } bk1tmgwr_bit[7];
  };         
} xmc_bank1_ext_type;

/**
  * @brief xmc bank1h
  */
typedef struct
{
    /**
    * @brief xmc bk1ext register, offset:0x220+0x08*(x-1) x= 1...4 
    */
  union
  {
    __IO uint32_t bk1ext[4];
    struct
    {     
      __IO uint32_t buslatw2w            : 8; /* [7:0] */
      __IO uint32_t buslatr2r            : 8; /* [15:8] */   
      __IO uint32_t reserved1            : 16;/* [31:16] */
    } bk1ext_bit[4];
  };     
} xmc_bank1_hide_type;

/**
  * @brief xmc bank2
  */
typedef struct
{
  /**
    * @brief xmc bk2ctrl register, offset:0x40+0x20*(x-1) x=2
    */
  union
  {
    __IO uint32_t bk2ctrl;
    struct
    {     
      __IO uint32_t reserved1            : 1; /* [0] */
      __IO uint32_t nwen                 : 1; /* [1] */  
      __IO uint32_t en                   : 1; /* [2] */
      __IO uint32_t dev                  : 1; /* [3] */    
      __IO uint32_t extmdbw              : 2; /* [5:4] */  
      __IO uint32_t eccen                : 1; /* [6] */
      __IO uint32_t reserved2            : 2; /* [8:7] */ 
      __IO uint32_t tcr                  : 4; /* [12:9] */  
      __IO uint32_t tar                  : 4; /* [16:13] */
      __IO uint32_t eccpgs               : 3; /* [19:17] */       
      __IO uint32_t reserved3            : 12;/* [31:20] */
    } bk2ctrl_bit;
  };  

  /**
    * @brief xmc bk2sts register, offset:0x44+0x20*(x-1) x=2
    */  
  union
  {
    __IO uint32_t bk2sts;
    struct
    {     
      __IO uint32_t res                  : 1; /* [0] */
      __IO uint32_t hls                  : 1; /* [1] */
      __IO uint32_t fes                  : 1; /* [2] */
      __IO uint32_t reien                : 1; /* [3] */
      __IO uint32_t hlien                : 1; /* [4] */
      __IO uint32_t feien                : 1; /* [5] */
      __IO uint32_t fifoe                : 1; /* [6] */      
      __IO uint32_t reserved1            : 25;/* [31:7] */
    } bk2sts_bit;
  };  

  /**
  * @brief xmc bk2tmgmem register, offset:0x48+0x20*(x-1) x=2
  */ 
  union
  {
    __IO uint32_t bk2tmgmem;
    struct
    {     
      __IO uint32_t cmst                 : 8; /* [7:0] */
      __IO uint32_t cmwt                 : 8; /* [15:8] */  
      __IO uint32_t cmht                 : 8; /* [23:16] */       
      __IO uint32_t cmdhizt              : 8; /* [31:24] */
    } bk2tmgmem_bit;
  }; 

  /**
  * @brief xmc bk2tmgatt register, offset:0x4C+0x20*(x-1) x=2
  */   
  union
  {
    __IO uint32_t bk2tmgatt;
    struct
    {     
      __IO uint32_t amst                 : 8; /* [7:0] */
      __IO uint32_t amwt                 : 8; /* [15:8] */  
      __IO uint32_t amht                 : 8; /* [23:16] */       
      __IO uint32_t amdhizt              : 8; /* [31:24] */
    } bk2tmgatt_bit;
  };   

  /**
  * @brief xmc reserved register
  */   
  uint32_t      reserved;

  /**
  * @brief xmc bk2ecc register, offset:0x54+0x20*(x-1) x=2  
  */   
  union
  {
    __IO uint32_t bk2ecc;
    struct
    {     
      __IO uint32_t ecc                  : 32; /* [31:0] */
    } bk2ecc_bit;
  };     
  
} xmc_bank2_type;

/**
  * @brief xmc bank3
  */
typedef struct
{
  /**
    * @brief xmc bk3ctrl register, offset:0x40+0x20*(x-1) x=3 
    */
  union
  {
    __IO uint32_t bk3ctrl;
    struct
    {     
      __IO uint32_t reserved1            : 1; /* [0] */
      __IO uint32_t nwen                 : 1; /* [1] */  
      __IO uint32_t en                   : 1; /* [2] */
      __IO uint32_t dev                  : 1; /* [3] */    
      __IO uint32_t extmdbw              : 2; /* [5:4] */  
      __IO uint32_t eccen                : 1; /* [6] */
      __IO uint32_t reserved2            : 2; /* [8:7] */ 
      __IO uint32_t tcr                  : 4; /* [12:9] */  
      __IO uint32_t tar                  : 4; /* [16:13] */
      __IO uint32_t eccpgs               : 3; /* [19:17] */       
      __IO uint32_t reserved3            : 12;/* [31:20] */
    } bk3ctrl_bit;
  };  

  /**
    * @brief xmc bk3sts register, offset:0x44+0x20*(x-1) x=3
    */  
  union
  {
    __IO uint32_t bk3sts;
    struct
    {     
      __IO uint32_t res                  : 1; /* [0] */
      __IO uint32_t hls                  : 1; /* [1] */
      __IO uint32_t fes                  : 1; /* [2] */
      __IO uint32_t reien                : 1; /* [3] */
      __IO uint32_t hlien                : 1; /* [4] */
      __IO uint32_t feien                : 1; /* [5] */
      __IO uint32_t fifoe                : 1; /* [6] */      
      __IO uint32_t reserved1            : 25;/* [31:7] */
    } bk3sts_bit;
  };  

  /**
  * @brief xmc bk3tmgmem register, offset:0x48+0x20*(x-1) x=3
  */ 
  union
  {
    __IO uint32_t bk3tmgmem;
    struct
    {     
      __IO uint32_t cmst                 : 8; /* [7:0] */
      __IO uint32_t cmwt                 : 8; /* [15:8] */  
      __IO uint32_t cmht                 : 8; /* [23:16] */       
      __IO uint32_t cmdhizt              : 8; /* [31:24] */
    } bk3tmgmem_bit;
  }; 

  /**
  * @brief xmc bk3tmgatt register, offset:0x4C+0x20*(x-1) x=3 
  */   
  union
  {
    __IO uint32_t bk3tmgatt;
    struct
    {     
      __IO uint32_t amst                 : 8; /* [7:0] */
      __IO uint32_t amwt                 : 8; /* [15:8] */  
      __IO uint32_t amht                 : 8; /* [23:16] */       
      __IO uint32_t amdhizt              : 8; /* [31:24] */
    } bk3tmgatt_bit;
  };   

  /**
  * @brief xmc reserved register
  */   
  uint32_t      reserved;

  /**
  * @brief xmc bk3ecc register, offset:0x54+0x20*(x-1) x=3 
  */   
  union
  {
    __IO uint32_t bk3ecc;
    struct
    {     
      __IO uint32_t ecc                  : 32; /* [31:0] */
    } bk3ecc_bit;
  };    
} xmc_bank3_type;

/**
  * @brief xmc bank4
  */
typedef struct
{

  /**
    * @brief xmc bk4ctrl register, offset:0x40+0x20*(x-1) x=4 
    */
  union
  {
    __IO uint32_t bk4ctrl;
    struct
    {     
      __IO uint32_t reserved1            : 1; /* [0] */
      __IO uint32_t nwen                 : 1; /* [1] */  
      __IO uint32_t en                   : 1; /* [2] */
      __IO uint32_t dev                  : 1; /* [3] */    
      __IO uint32_t extmdbw              : 2; /* [5:4] */  
      __IO uint32_t eccen                : 1; /* [6] */
      __IO uint32_t reserved2            : 2; /* [8:7] */ 
      __IO uint32_t tcr                  : 4; /* [12:9] */  
      __IO uint32_t tar                  : 4; /* [16:13] */
      __IO uint32_t eccpgs               : 3; /* [19:17] */       
      __IO uint32_t reserved3            : 12;/* [31:20] */
    } bk4ctrl_bit;
  };  

  /**
    * @brief xmc bk4sts register, offset:0x44+0x20*(x-1) x=4 
    */  
  union
  {
    __IO uint32_t bk4sts;
    struct
    {     
      __IO uint32_t res                  : 1; /* [0] */
      __IO uint32_t hls                  : 1; /* [1] */
      __IO uint32_t fes                  : 1; /* [2] */
      __IO uint32_t reien                : 1; /* [3] */
      __IO uint32_t hlien                : 1; /* [4] */
      __IO uint32_t feien                : 1; /* [5] */
      __IO uint32_t fifoe                : 1; /* [6] */      
      __IO uint32_t reserved1            : 25;/* [31:7] */
    } bk4sts_bit;
  };  

  /**
  * @brief xmc bk4tmgmem register, offset:0x48+0x20*(x-1) x=4 
  */ 
  union
  {
    __IO uint32_t bk4tmgmem;
    struct
    {     
      __IO uint32_t cmst                 : 8; /* [7:0] */
      __IO uint32_t cmwt                 : 8; /* [15:8] */  
      __IO uint32_t cmht                 : 8; /* [23:16] */       
      __IO uint32_t cmdhizt              : 8; /* [31:24] */
    } bk4tmgmem_bit;
  }; 

  /**
  * @brief xmc bk4tmgatt register, offset:0x4C+0x20*(x-1) x=4  
  */   
  union
  {
    __IO uint32_t bk4tmgatt;
    struct
    {     
      __IO uint32_t amst                 : 8; /* [7:0] */
      __IO uint32_t amwt                 : 8; /* [15:8] */  
      __IO uint32_t amht                 : 8; /* [23:16] */       
      __IO uint32_t amdhizt              : 8; /* [31:24] */
    } bk4tmgatt_bit;
  };   

  /**
  * @brief xmc bk4tmgio register, offset:0xB0 
  */   
  union
  {
    __IO uint32_t bk4tmgio;
    struct
    {     
      __IO uint32_t iost                 : 8; /* [7:0] */
      __IO uint32_t iowt                 : 8; /* [15:8] */  
      __IO uint32_t ioht                 : 8; /* [23:16] */       
      __IO uint32_t iohizt               : 8; /* [31:24] */
    } bk4tmgio_bit;
  };   
} xmc_bank4_type;

/**
  * @}
  */

#define XMC_BANK1                        ((xmc_bank1_type *) XMC_BANK1_REG_BASE)
#define XMC_BANK1E                       ((xmc_bank1_ext_type *) XMC_BANK1E_REG_BASE)
#define XMC_BANK1H                       ((xmc_bank1_hide_type *) XMC_BANK1E_H_BASE)
#define XMC_BANK2                        ((xmc_bank2_type *) XMC_BANK2_REG_BASE)
#define XMC_BANK3                        ((xmc_bank3_type *) XMC_BANK3_REG_BASE)
#define XMC_BANK4                        ((xmc_bank4_type *) XMC_BANK4_REG_BASE)

/** @defgroup XMC_exported_functions
  * @{
  */

void xmc_nor_sram_reset(xmc_nor_sram_bank_type xmc_bank);
void xmc_nor_sram_init(xmc_norsram_init_type* xmc_norsram_init_struct);
void xmc_nor_sram_timing_config(xmc_norsram_timing_init_type* xmc_rw_timing_struct,
                                xmc_norsram_timing_init_type* xmc_w_timing_struct);
void xmc_norsram_default_para_init(xmc_norsram_init_type* xmc_nor_sram_init_struct);
void xmc_norsram_timing_default_para_init(xmc_norsram_timing_init_type* xmc_rw_timing_struct,
                                          xmc_norsram_timing_init_type* xmc_w_timing_struct);
void xmc_nor_sram_enable(xmc_nor_sram_bank_type xmc_bank, confirm_state new_state);
void xmc_ext_timing_config(xmc_subbank1_nor_sram_type xmc_sub_bank, uint16_t w2w_timing, uint16_t r2r_timing);
void xmc_nand_reset(xmc_nand_bank_type xmc_bank);
void xmc_nand_init(xmc_nand_init_type* xmc_nand_init_struct);
void xmc_nand_timing_config(xmc_nand_pccard_timinginit_type* xmc_common_spacetiming_struct,
                            xmc_nand_pccard_timinginit_type* xmc_attribute_spacetiming_struct);
void xmc_nand_default_para_init(xmc_nand_init_type* xmc_nand_init_struct);
void xmc_nand_timing_default_para_init(xmc_nand_pccard_timinginit_type* xmc_common_spacetiming_struct,
                                       xmc_nand_pccard_timinginit_type* xmc_attribute_spacetiming_struct);
void xmc_nand_enable(xmc_nand_bank_type xmc_bank, confirm_state new_state);
void xmc_nand_ecc_enable(xmc_nand_bank_type xmc_bank, confirm_state new_state);
uint32_t xmc_ecc_get(xmc_nand_bank_type xmc_bank);
void xmc_interrupt_enable(xmc_nand_bank_type xmc_bank, xmc_interrupt_sources_type xmc_int, confirm_state new_state);
flag_status xmc_flag_status_get(xmc_nand_bank_type xmc_bank, xmc_interrupt_flag_type xmc_flag);
void xmc_flag_clear(xmc_nand_bank_type xmc_bank, xmc_interrupt_flag_type xmc_flag);
void xmc_pccard_reset(void);
void xmc_pccard_init(xmc_pccard_init_type* xmc_pccard_init_struct);
void xmc_pccard_timing_config(xmc_nand_pccard_timinginit_type* xmc_common_spacetiming_struct,
                              xmc_nand_pccard_timinginit_type* xmc_attribute_spacetiming_struct, 
                              xmc_nand_pccard_timinginit_type* xmc_iospace_timing_struct);
void xmc_pccard_default_para_init(xmc_pccard_init_type* xmc_pccard_init_struct);
void xmc_pccard_timing_default_para_init(xmc_nand_pccard_timinginit_type* xmc_common_spacetiming_struct,
                                         xmc_nand_pccard_timinginit_type* xmc_attribute_spacetiming_struct, 
                                         xmc_nand_pccard_timinginit_type* xmc_iospace_timing_struct);
void xmc_pccard_enable(confirm_state new_state);

/**
  * @}
  */

/**
  * @}
  */

/**
  * @}
  */

#ifdef __cplusplus
}
#endif

#endif
